Abstract: This paper presents the design and implementation of a RISC-V processor core with a single-stage architecture, focusing on the execution of the base 32I instruction set. The processor core ...
Abstract: A 16-bit successive approximation register analog-to-digital converter (ADC) is presented achieving superior spurious-free dynamic range (SFDR). This ADC uses VCM-based and binary-window ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback